Lattice Semiconductor Logo

Lattice Semiconductor

Principal Engineer Product Management

Posted 14 Days Ago
Be an Early Applicant
In-Office
Austin, TX
Expert/Leader
In-Office
Austin, TX
Expert/Leader
Own the solution architecture and behavioral definition of a BIOS/UEFI firmware stack aligned with OCP specifications, including MMBI, OBMF, and mPnP. Represent the company in standards workgroups, translate specifications into implementable architecture and interface documents, and develop technical diagrams, state machines, and integration guides. Collaborate with firmware, engineering, validation, OEM, and ODM teams while supporting technical customer discussions and informing product strategy.
The summary above was generated by AI
Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description:

We are looking for a Solution Architect to own the technical and behavioral definition of our BIOS/UEFI firmware stack as it aligns to Open Compute Project (OCP) specifications — including MMBI (Modular Motherboard BIOS Interface), OBMF (Open BMC Firmware), and mPnP (Multi-Host Plug and Play, DC-MHS). This role sits at the intersection of standards development and product engineering: you will represent the company in relevant OCP working groups, translate emerging and existing specifications into concrete behavioral and interface documents, and hand engineering a solution architecture they can build against with confidence. 


What You'll Do


  • Represent the company in OCP and related industry bodies (OCP workgroups covering DC-MHS, OBMF, MMBI, mPnP, and adjacent firmware/hardware specifications), contributing to specification development and tracking spec evolution that affects product direction.
  • Translate OCP specifications into internal solution architecture — defining how MMBI, OBMF, and mPnP requirements map onto our BIOS/UEFI and BMC firmware stack.
  • Author behavioral specification documents that define expected system behavior at defined interfaces (host-to-BMC, multi-host arbitration, firmware update flows, hot-plug/hot-swap sequencing) in enough detail for engineering to implement without ambiguity.
  • Author user-facing and integration documentation (design guides, interface control documents, reference implementation notes) that OEM/ODM partners and internal teams can use to validate compliance.
  • Define solution architecture artifacts — block diagrams, sequence diagrams, state machines, and interface contracts — that bridge OCP spec requirements and buildable engineering designs.
  • Work cross-functionally with product engineering, firmware development, and validation teams to ensure architecture decisions are implementable, testable, and maintainable.
  • Track competitive and ecosystem positioning relative to other firmware vendors and OCP contributors, feeding insights back into product and R&D strategy.
  • Support customer- and partner-facing technical discussions, including OEM/ODM enablement and pre-sales technical deep dives on OCP-aligned platforms.

What You'll Bring


  • Strong working knowledge of BIOS/UEFI firmware architecture and the boot/platform initialization stack.
  • Direct experience with OCP specifications and workgroups — ideally hands-on exposure to MMBI, OBMF, mPnP, or DC-MHS.
  • Experience authoring technical specifications: behavioral specs, interface control documents, or architecture design documents that engineering teams have directly implemented from.
  • Familiarity with BMC firmware and host-BMC communication models (Redfish, IPMI, or equivalent management interfaces).
  • Experience participating in standards bodies or industry consortia — contributing proposals, reviewing draft specs, or representing an organization in working group discussions.
  • Ability to operate across abstraction levels: comfortable in a spec committee meeting in the morning and a firmware architecture review in the afternoon.
  • Strong technical writing skills — clear, unambiguous documentation is a core deliverable of this role, not an afterthought.
  • Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, Computer Science, or related field

Nice to Have


  • Prior contribution history in OCP (named contributor, workgroup co-chair, or spec author).
  • Experience with rack-scale or disaggregated server architectures (DC-MHS, multi-host platforms).
  • Familiarity with firmware security concepts (HRoT, secure boot, attestation) as they intersect with OCP specs.
  • Familiarity with ARM architecture

Why This Role Matters

BIOS/UEFI and platform management are moving from proprietary, vendor-specific implementations toward open, standardized interfaces driven by hyperscalers and OCP. This role ensures our product engineering organization builds ahead of that curve — with architecture that is both spec-compliant and commercially differentiated — while giving the company a direct voice in how those standards evolve.

In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity.  In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more! 

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

United States of America

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.  Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. 


Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our FPGA, CPLD and programmable power management  devices help our customers unlock their innovation, visit 
www.latticesemi.com.  You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.

As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.

 

Similar Jobs

An Hour Ago
In-Office
103K-210K Annually
Mid level
103K-210K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement advanced HBM SoC logic and base-die designs from netlist to GDSII. Responsibilities include floorplanning, placement, clock-tree synthesis, routing, timing closure, IP integration, physical signoff, power integrity, DFT coordination, tape-out execution, post-silicon analysis, and workflow automation. The engineer collaborates with RTL, verification, packaging, manufacturing, and other cross-functional teams while improving PPA and enabling AI-driven design workflows.
Top Skills: Ai-Enabled WorkflowsCadence InnovusCadence TempusCpfDftDrcEdaErcGdsiiLvsMbistMmmcSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
An Hour Ago
In-Office
Internship
Internship
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Supports the design, simulation, analysis, verification, and validation of High Bandwidth Memory circuits and logic. Assists with RTL development, circuit implementation, timing and power analysis, scripting, automation, debugging, and AI-assisted engineering workflows. The intern participates in design reviews, documents technical results, and collaborates with design, verification, physical design, product engineering, and CAD teams.
Top Skills: AsicCC++CmosDdrDramEda ToolsFpgaHbmInnovusLinuxLpddrPerlPrimetimePythonQuestaRtlSramSystemverilogTclUnixVcsVerilogVhdlVirtuosoVlsiXcelium
An Hour Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Manage secure acquisition and access control for foundry collateral; install and configure PDKs, rule decks, models, and libraries; align toolchain versions and maintain multi-node environments; track delivery schedules; execute PDK validation pipeline including unit tests (DRC/LVS/ERC/PERC), smoke tests, and regression testing; ensure validation checkpoints before transfer to production teams.
Top Skills: Cad/EdaDrcErcIp BundlesLibrariesLvsModelsPdksPercRule DecksTsmc Pdk

What you need to know about the Seattle Tech Scene

Home to tech titans like Microsoft and Amazon, Seattle punches far above its weight in innovation. But its surrounding mountains, sprinkled with world-famous hiking trails and climbing routes, make the city a destination for outdoorsy types as well. Established as a logging town before shifting to shipbuilding and logistics, the Emerald City is now known for its contributions to aerospace, software, biotech and cloud computing. And its status as a thriving tech ecosystem is attracting out-of-town companies looking to establish new tech and engineering hubs.

Key Facts About Seattle Tech

  • Number of Tech Workers: 287,000; 13% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Amazon, Microsoft, Meta, Google
  • Key Industries: Artificial intelligence, cloud computing, software, biotechnology, game development
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Madrona, Fuse, Tola, Maveron
  • Research Centers and Universities: University of Washington, Seattle University, Seattle Pacific University, Allen Institute for Brain Science, Bill & Melinda Gates Foundation, Seattle Children’s Research Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account