NVIDIA Logo

NVIDIA

Senior Digital Design Engineer

Reposted One Month Ago
Be an Early Applicant
In-Office
Redmond, WA, USA
136K-265K Annually
Senior level
In-Office
Redmond, WA, USA
136K-265K Annually
Senior level
Responsible for analyzing architectural requirements, delivering high-performance RTL blocks, collaborating with engineers, and assisting in IP solution integration.
The summary above was generated by AI

We are looking for a Senior Digital Design Engineer to join our Semi-Custom Silicon products group. In this role, you will join a group of hard working engineers crafting and implementing NVLink Fusion based AI infrastructure System-on-Chips. You will get a chance to create real impact in a dynamic, industry leading, technology-focused company, while working on NVLink Fusion technology. NVLink Fusion is the enabler for the next generation of standardized rack-scale AI connectivity.

What you'll be doing:

  • As a key member of the NVLink Fusion design team, you will analyze the architectural requirements, perform the trade-off analysis for implementation, and deliver high performance, area and power efficient RTL Blocks.

  • Craft micro-architecture specification, implement in high-quality RTL, and deliver a fully verified, synthesis and timing clean block.

  • Collaborate with chip architects, verification engineers, formal verification engineers, and SoC integration engineers in order to meet the goals of the block in a timely manner

  • Identify potential IP solutions for specific use cases and assist in selecting, customizing and integrating the right IP solutions.

What we need to see:

  • Bachelors or Master's Degree, or equivalent experience in Electrical Engineering or Computer Engineering 

  • 5+ years of relevant work experience.

  • Experience working with high-speed connectivity protocols such as NVLink, PCI-Express, Ethernet, UCIE etc. 

  • Proven track record of delivering high bandwidth datapath blocks such as data movers, protocol adaptors, network-on-chip, arbiters and schedulers etc.

  • Deep understanding of ASIC design flows and methodology

  • Strong analytical and interpersonal skills, excellent teammate

With highly competitive salaries and a comprehensive benefits package, NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us, and, due to outstanding growth, our special engineering teams are growing fast. If you're a creative and autonomous professional with a genuine passion for technology, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until June 7, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Seattle, Washington, USA Office

4545 Roosevelt Way NE 6th Floor, Seattle, Washington, United States, 98105

NVIDIA Bellevue, Washington, USA Office

Bellevue, United States

NVIDIA Redmond, Washington, USA Office

Redmond, United States

Similar Jobs

19 Days Ago
Easy Apply
In-Office
Easy Apply
Senior level
Senior level
Hardware • Internet of Things • Software • Wearables • Semiconductor
Own end-to-end digital design verification for complex SoCs at block, subsystem, and full-chip levels. Develop UVM/SystemVerilog testbenches, verification plans, constrained-random and directed tests, scoreboards, coverage models, and C/C++ SoC validation libraries. Automate regressions and reporting, debug failures, perform root-cause analysis, and collaborate with architecture, design, and software teams. The role requires managing verification milestones, risks, and deliverables through multiple successful tape-outs.
Top Skills: AhbAmbaApbArmAxiCC++Code CoverageConstrained-Random VerificationDmaFunctional CoverageMakefilePerlPythonRisc-VScoreboardingSocSystemverilogUvmUvm-Based TestbenchesVerilog
One Month Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead digital design for HBM-related blocks: specify and implement RTL (Verilog/SystemVerilog), define microarchitecture, perform CDC and timing analysis, apply low-power methodologies (CPF/UPF), support synthesis/STA, collaborate with verification/DFT/physical/CAD teams, and assist post-silicon debug using AI-enabled tools.
Top Skills: Ai-Enabled ToolsCdc/Rdc AnalysisClock GatingCpfDftFormal VerificationLevel ShiftersLow-Power Design MethodologiesPost-Silicon DebugRtlScan/AtpgSdcStatic Timing AnalysisSynthesisSystemverilogUpfVerilog
4 Days Ago
In-Office
Senior level
Senior level
Automotive • Internet of Things • Mobile • Semiconductor • Industrial
Design and deliver digital IP for processors, controllers, serial links, and interconnects using Verilog and SystemVerilog RTL. Review architecture and microarchitecture specifications, plan development schedules, collaborate on verification to achieve full coverage, track quality metrics, and support SoC integration, validation, emulation, and customer issue resolution. Ensure designs meet performance, quality, safety, and schedule requirements while preventing defects from reaching silicon.
Top Skills: Arm AmbaCClock Domain Crossing (Cdc) AnalysisIso 26262LintPerlPythonRtlSoc ArchitectureStatic Timing Analysis (Sta)SystemverilogVerilog

What you need to know about the Seattle Tech Scene

Home to tech titans like Microsoft and Amazon, Seattle punches far above its weight in innovation. But its surrounding mountains, sprinkled with world-famous hiking trails and climbing routes, make the city a destination for outdoorsy types as well. Established as a logging town before shifting to shipbuilding and logistics, the Emerald City is now known for its contributions to aerospace, software, biotech and cloud computing. And its status as a thriving tech ecosystem is attracting out-of-town companies looking to establish new tech and engineering hubs.

Key Facts About Seattle Tech

  • Number of Tech Workers: 287,000; 13% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Amazon, Microsoft, Meta, Google
  • Key Industries: Artificial intelligence, cloud computing, software, biotechnology, game development
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Madrona, Fuse, Tola, Maveron
  • Research Centers and Universities: University of Washington, Seattle University, Seattle Pacific University, Allen Institute for Brain Science, Bill & Melinda Gates Foundation, Seattle Children’s Research Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account