Microsoft Logo

Microsoft

Design Verification Engineer

Reposted 2 Days Ago
In-Office
Redmond, WA, USA
102K-219K Annually
Junior
In-Office
Redmond, WA, USA
102K-219K Annually
Junior
Lead or own verification of fabric interconnect components by defining verification strategies and test plans. Develop UVM-based or formal environments, run and debug simulations, apply random-stimulus and coverage-driven techniques, improve verification efficiency through tools/methodologies, use generative AI in verification tasks, and mentor teammates while collaborating with partner teams to ensure quality and coverage signoff.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

The Compute Silicon & Manufacturing Engineering (CSME) organization within SCHIE is responsible for design, development, manufacturing and packaging of Microsoft's state-of-the-art computer chips, notably the Azure Cobalt. Our solutions provide sustainable strategic advantage to Microsoft and enable our customers to achieve more.

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Verification & Validation team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

 We are looking for a Design Verification Engineer to join the team.


Responsibilities

The candidate for this position will be expected and able to complete the following responsibilities:

  • Own or lead verification of components used in Fabric Interconnect
  • Learn about the design and interact with partner teams to define verification strategies and test plans
  • Develop UVM-based or Formal verification environments and run and debug simulations to drive quality
  • Apply random-stimulus and coverage-based techniques to find bugs and meet test plan goals
  • Innovate to improve verification efficiency through methodologies or tools
  • Apply industry leading generative AI solutions to verification work
  • Coach and mentor others in your areas of expertise
  • Demonstrate Microsoft core values: Customer Focus, Adaptability, Collaboration, Growth Mindset, Drive for Results, Influence for Impact, Judgement, and Diversity & Inclusion

Qualifications

Required Qualifications:

  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 2+ years technical engineering experience OR equivalent experience.

Screening Requirements

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.

Preferred Qualifications:

  • 1+ years of pre-silicon subsystem or IP verification experience.
  • Demonstrated experience inverification of designs that utilize Coherent Hub Interface (CHI) and Advanced Microcontroller Bus Architecture (AMBA) protocols
  • Demonstrated understanding in one or more of the following: fabric interconnects, coherency, virtualization, security, interrupts, PCIe, CXL, and/or protocol bridges
  • Experience with writing IP/block or subsystem level test plans, developing tests, debugging failures and coverage signoff
  • Experience creating, maintaining, or integrating test benches, checkers and stimulus using Universal Verification Methodology (UVM), System Verilog Test Bench (SVTB), and optionally Python based post-processing checking
  • Aptitude for writing scripts/software with industry standard languages like Python
  • Experience applying generative AI to day-to-day tasks

#SCHIE #CSME


Silicon Engineering IC3 - The typical base pay range for this role across the U.S. is USD $102,100 - $202,200 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $133,800 - $219,200 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

HQ

Microsoft Redmond, Washington, USA Office

1 Microsoft Way, Redmond, WA, United States, 98052

Microsoft Bellevue, Washington, USA Office

Bellevue, United States

Microsoft Issaquah, Washington, USA Office

Issaquah, United States

Microsoft Kirkland, Washington, USA Office

Kirkland, United States

Microsoft Mercer Island, Washington, USA Office

Mercer Island, United States

Microsoft Sammamish, Washington, USA Office

Sammamish, United States

Microsoft Seattle, Washington, USA Office

Seattle, United States

Similar Jobs

130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog/UVM or VHDL testbenches, developing constrained-random test plans, analyzing coverage, creating reusable verification IP, and improving verification methodologies. The role leads small to medium teams, mentors junior engineers, manages schedules and task completion, and collaborates with distributed engineering teams. Work is full-time onsite and requires a current Secret clearance or eligibility to obtain one.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
10 Days Ago
Hybrid
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and verify FPGA design environments for electronic warfare systems using SystemVerilog/UVM and/or VHDL. Create constrained-random test plans, self-checking testbenches, reusable verification IP, and coverage-driven test cases. Analyze verification metrics, improve methodologies, execute tasks to schedule, and collaborate with engineers across multiple U.S. locations.
Top Skills: AsicBitbucketC++CadenceDigital Signal ProcessingFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
10 Days Ago
Hybrid
Mid level
Mid level
Cloud • Information Technology • Internet of Things • Machine Learning • Software • Cybersecurity • Infrastructure as a Service (IaaS)
Develop and execute ASIC and IP verification across block and top levels. Build UVM testbenches, TLM models, test plans, and randomized or directed tests; perform RTL debug and coverage closure; and verify hardware with embedded software. The role requires SystemVerilog, UVM, scripting, Linux/Git-based development, and familiarity with interfaces, computer architecture, and relevant semiconductor IP. This is a hybrid, non-remote position in Austin, Texas.
Top Skills: Ace-LiteAmba ApbArmAsicAxiChiDspEthernetGitLinuxLsfPciePerlPythonRtlSerdesSystemverilogTclTlmUvm

What you need to know about the Seattle Tech Scene

Home to tech titans like Microsoft and Amazon, Seattle punches far above its weight in innovation. But its surrounding mountains, sprinkled with world-famous hiking trails and climbing routes, make the city a destination for outdoorsy types as well. Established as a logging town before shifting to shipbuilding and logistics, the Emerald City is now known for its contributions to aerospace, software, biotech and cloud computing. And its status as a thriving tech ecosystem is attracting out-of-town companies looking to establish new tech and engineering hubs.

Key Facts About Seattle Tech

  • Number of Tech Workers: 287,000; 13% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Amazon, Microsoft, Meta, Google
  • Key Industries: Artificial intelligence, cloud computing, software, biotechnology, game development
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Madrona, Fuse, Tola, Maveron
  • Research Centers and Universities: University of Washington, Seattle University, Seattle Pacific University, Allen Institute for Brain Science, Bill & Melinda Gates Foundation, Seattle Children’s Research Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account