Own end-to-end physical design for advanced SoCs, from RTL through GDSII and silicon delivery. Lead floorplanning, synthesis, place and route, CTS, routing, timing, power, physical verification, and signoff while meeting PPA targets. Drive methodology, automation, advanced-node implementation, team mentoring, cross-functional collaboration, EDA vendor engagement, post-silicon bring-up, yield improvement, and production ramp activities.
Role Summary
We are seeking an experienced Digital Designer for SoC Implementation / Physical Design for advanced semiconductor products. This role will own end-to-end physical design execution across complex designs, driving delivery from RTL to silicon for cutting-edge technology nodes.
The ideal candidate demonstrates deep technical expertise to implement a given design on silicon with optimized quality and meeting PPA targets.
Key Responsibilities
1. End-to-End Physical Design Ownership
- Lead Physical design execution including floorplanning, synthesis, place & route, CTS, routing, STA, PDN, PDV and signoff.
- Drive timing, power, IR/EM, and physical verification closure to achieve tapeout readiness.
- Deliver optimized PPA (Power, Performance, Area) across complex designs.
- Aligns with internal expectations of implementing designs on silicon with optimal quality, PPA, and cost efficiency
2. Team Leadership & Organization Development
- Participate in mentoring and career development.
- Role-Model execution discipline, review mechanisms, and performance tracking.
- Interface with senior leadership for status reporting, escalation, and decision-making.
3. Technical Strategy & Innovation
- Define and deploy next-generation physical design methodologies.
- Drive automation, flow optimization, and tool innovation.
- Lead adoption of advanced node technologies (5nm and beyond).
- Improve scalability, productivity, and design quality through methodology enhancements.
4. Cross-Functional & Ecosystem Engagement
- Collaborate with architecture, RTL, verification, and product teams to ensure design convergence.
- Interface with EDA vendors and IP providers for tool and flow optimization.
- Support post-silicon bring-up, yield improvement, and production ramp activities.
Core Technical Expertise
- Full RTL-to-GDSII implementation flow (Cadence and/or Synopsys tool sets)
- Floorplanning, synthesis, PNR, CTS, routing
- STA and signoff methodologies
- Physical verification (DRC/LVS/ERC)
- Advanced node implementation (≤ 16nm / 5nm)
- Low power design (UPF/CLP)
- Scripting in Python, TCL, and Perl
Required Qualifications
- Bachelor’s or Master’s in Electrical / Electronics Engineering or related field
- 10+ years of experience in ASIC / SoC physical design
- Strong knowledge of industry EDA tools (Synopsys, Cadence flows)
- Strong communication skills
Preferred Qualifications
- Experience in high-reliability SoCs
- Exposure to AI-driven design methodologies and automation
Why This Role Matters
- Own delivery of flagship SoCs at advanced nodes
- Drive innovation in physical design methodologies
- Direct impact on silicon success and product competitiveness
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-6692Similar Jobs
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Leads end-to-end physical design for advanced SoC silicon, from synthesis and floorplanning through place-and-route and RTL-to-GDS implementation. Owns clock construction, CTS, timing, physical verification, EMIR, formal equivalence, and low-power signoff. Drives methodology, flow, and tool improvements while collaborating with CAD, RTL, DFT, architecture, power, performance, and technology teams. Provides technical leadership for large-scale designs and supports production silicon tape-outs.
Top Skills:
Advanced Semiconductor Process NodesCadClock Tree SynthesisDftEmir AnalysisFloorplanningFormal EquivalenceGdsLow-Power VerificationPhysical VerificationPlace-And-RouteRtlSocSynthesisTiming Analysis
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead development and delivery of physical design tool flows, methodologies, and sign-off for block, sub-chip, and full-chip levels of Microsoft Next‑Gen AI SoC. Responsibilities include PnR convergence, STA and timing ECOs, PV and FEV sign-off, global clocking, EM/IR analysis, IP collateral validation, design reviews, and mentoring junior engineers.
Top Skills:
Cadence InnovusFormal Equivalency Verification (Fev)FormalityFoundry Tech Files And Rule DecksIr-Drop/Em (Emir)Physical Verification (Pv)Place And Route (Pnr)PrimeclosurePrimetimePythonRedhawk ScSiemens CalibreStar-RcStatic Timing Analysis (Sta)Synopsys Fusion CompilerTclVclp
eCommerce • Fashion • Retail • Sales • Wearables • Design
Leads retail store sales-floor operations, drives sales targets and KPIs, delivers exceptional customer experiences, and serves as a Coach brand ambassador. Supervises, coaches, recruits, trains, and evaluates team members; analyzes sales trends; implements company initiatives; enforces policies; supports conflict resolution and HR activities; and fosters an inclusive, collaborative, customer-centric culture. Requires regular physical activity, including lifting up to 50 pounds.
What you need to know about the Seattle Tech Scene
Home to tech titans like Microsoft and Amazon, Seattle punches far above its weight in innovation. But its surrounding mountains, sprinkled with world-famous hiking trails and climbing routes, make the city a destination for outdoorsy types as well. Established as a logging town before shifting to shipbuilding and logistics, the Emerald City is now known for its contributions to aerospace, software, biotech and cloud computing. And its status as a thriving tech ecosystem is attracting out-of-town companies looking to establish new tech and engineering hubs.
Key Facts About Seattle Tech
- Number of Tech Workers: 287,000; 13% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Amazon, Microsoft, Meta, Google
- Key Industries: Artificial intelligence, cloud computing, software, biotechnology, game development
- Funding Landscape: $3.1 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Madrona, Fuse, Tola, Maveron
- Research Centers and Universities: University of Washington, Seattle University, Seattle Pacific University, Allen Institute for Brain Science, Bill & Melinda Gates Foundation, Seattle Children’s Research Institute
