Cisco Logo

Cisco

Senior Physical Design Engineer - Signoff Methodology

Reposted 9 Hours Ago
Be an Early Applicant
Remote
Hiring Remotely in Armenia
Senior level
Remote
Hiring Remotely in Armenia
Senior level
Develop and refine backend methodologies and flows from RTL to GDS, advance signoff flows (physical synthesis, place and route, power optimization, timing and physical closure), collaborate to enhance implementation tool flows, and work with advanced silicon technologies to deliver complex VLSI devices.
The summary above was generated by AI

This is a hybrid role with four days per week at Cisco’s Yerevan office.

Meet the Team

You'll be joining our CAD Physical Design team within Cisco Silicon One, which is responsible for the entire backend methodology and flow development from RTL to GDS. This team is a critical part of the group leading the development of high-quality VLSI designs and supports the creation of advanced silicon. Our design center brings together all silicon hardware and software development fields, encouraging collaboration and technical excellence.

Your Impact

As part of our team, you’ll help develop and improve flows for all signoff disciplines and contribute to the evolution of implementation tool flows. You’ll play a key role in enabling the delivery of high-performance, large-scale, and complex devices that push the boundaries of what’s possible in chip design.

  • Develop and refine backend methodologies and flows from RTL to GDS, supporting high-quality VLSI design.

  • Contribute to the advancement of all signoff flows, including physical synthesis, place and route, power optimization, timing closure, and physical closure.

  • Collaborate with engineering teams to support and enhance implementation tool flows.

  • Work with advanced silicon technologies and processes to deliver complex and reliable devices.

Minimum Requirements

  • 5+ years of experience as a CAD Physical Design Engineer with PnR and STA or as a  Design Engineer with strong backend design experience.

  • B.Sc. or M.Sc. in Electrical Engineering or Computer Engineering, or a related field.

  • Strong understanding of STA flows.

  • Familiarity with PnR, physical verification (PV), and formal verification (FV).

Preferred Qualifications

  • Experience in Physical Design CAD, especially with industry-standard EDA tools such as Synopsys or Cadence.

  • Ability to work both independently and within a team.

  • Strong self-learning skills and effective communication.

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Similar Jobs

9 Hours Ago
Remote
Senior level
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Develop, validate, and maintain timing constraints and SDC flows for block, sub-chip, and full-chip test modes. Perform quality checks, SDC validation, timing exception handling, and collaborate with cross-functional teams to resolve timing and design flow issues. Improve methodologies and ensure STA accuracy across design stages.
Top Skills: AtpgBistDftMakefilePerlPrimetimePythonSdcStatic Timing AnalysisSynopsys Fusion CompilerSynopsys GcaSynopsys TcmTclTessent
9 Hours Ago
Remote
Mid level
Mid level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Perform full-chip physical implementation from RTL to GDSII: synthesis, floorplanning, placement, CTS, routing, STA, physical verification and signoff. Optimize PPA, resolve EM/IR issues, collaborate with Front-End teams, and drive design closure and reliability.
Top Skills: CadenceClock Tree Synthesis (Cts)DrcEm AnalysisFloorplanningGate-Level Netlist SynthesisGdsiiIr-Drop AnalysisLvsPerlPlace And Route (Pnr)PlacementPythonRoutingRtlStatic Timing Analysis (Sta)SynopsysTcl
9 Hours Ago
Remote
Expert/Leader
Expert/Leader
Cloud • Information Technology • Internet of Things • Professional Services • Software
Lead development and execution of DFT verification testbenches, integrate and validate test logic across implementation and post-silicon flows, drive reusable hardware DFT strategies for new silicon models, troubleshoot DFT challenges, and mentor junior engineers to improve test coverage, debug efficiency, and product quality.
Top Skills: AteBoundary ScanDftDveJtagMbistPerlPythonScan ArchitectureSystemverilogTclVerdi

What you need to know about the Seattle Tech Scene

Home to tech titans like Microsoft and Amazon, Seattle punches far above its weight in innovation. But its surrounding mountains, sprinkled with world-famous hiking trails and climbing routes, make the city a destination for outdoorsy types as well. Established as a logging town before shifting to shipbuilding and logistics, the Emerald City is now known for its contributions to aerospace, software, biotech and cloud computing. And its status as a thriving tech ecosystem is attracting out-of-town companies looking to establish new tech and engineering hubs.

Key Facts About Seattle Tech

  • Number of Tech Workers: 287,000; 13% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Amazon, Microsoft, Meta, Google
  • Key Industries: Artificial intelligence, cloud computing, software, biotechnology, game development
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Madrona, Fuse, Tola, Maveron
  • Research Centers and Universities: University of Washington, Seattle University, Seattle Pacific University, Allen Institute for Brain Science, Bill & Melinda Gates Foundation, Seattle Children’s Research Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account