Microsoft Logo

Microsoft

Senior Physical Design Engineer

Posted 8 Days Ago
Be an Early Applicant
In-Office
Austin, TX
120K-261K Annually
Senior level
In-Office
Austin, TX
120K-261K Annually
Senior level
Lead and execute block- and sub-chip physical design including floorplanning, synthesis, placement, CTS, routing, STA, physical verification, formal equivalency, power/IR-drop/EM analysis. Improve flows, automate methodologies, evaluate technology nodes/IP/EDA tools, report status and risks, and support program needs with occasional travel.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Senior Physical Design Engineer to help achieve that mission. 


As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AISIE team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for a Senior Physical Design Engineer with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.   


We are looking for a Senior Physical Design Engineer to join the team. 



Responsibilities
  • Lead and execute Physical Design activities at block and sub-chip levels.
  • Contribute to Physical Design flow development, automation, and methodology improvements.
  • Evaluate and recommend technology nodes, IP selection, EDA tools, and vendor solutions.
  • Provide clear and concise status updates on progress, risks, and mitigation plans to management.
  • Operate with minimal supervision while maintaining good attention to detail.
  • Support program needs, including occasional travel as required.
  • Execute all phases of implementation including:
    • Floorplanning
    • Synthesis
    • Placement and optimization
    • Clock Tree Synthesis (CTS) and custom clocking
    • Routing
    • Static Timing Analysis (STA)
    • Physical Verification
    • Formal Equivalency
    • Power optimization and efficiency analysis
    • IR-drop and Electromigration (EM) analysis

Qualifications

Required Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.

Other Requierments:

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.  
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.   

Preferred Qualifications:

  • Experience in physical design implementation, signoff at block / sub system level. 
  • Experience in tapeouts of complex ASICs in leading edge technology. 

#SCHIE


Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

HQ

Microsoft Redmond, Washington, USA Office

1 Microsoft Way, Redmond, WA, United States, 98052

Microsoft Bellevue, Washington, USA Office

Bellevue, United States

Microsoft Issaquah, Washington, USA Office

Issaquah, United States

Microsoft Kirkland, Washington, USA Office

Kirkland, United States

Microsoft Mercer Island, Washington, USA Office

Mercer Island, United States

Microsoft Sammamish, Washington, USA Office

Sammamish, United States

Microsoft Seattle, Washington, USA Office

Seattle, United States

Similar Jobs

Yesterday
In-Office
Redmond, WA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead SoC physical design with emphasis on low-power methodology and power signoff. Drive PPA optimization, execute RTL-to-GDS implementation, and manage synthesis through place-and-route and all signoff stages (timing, physical verification, EMIR, formal equivalence, low-power verification). Collaborate across CAD, RTL/Design, architecture, technology, and power teams to influence tools, flows, and deliverables.
Top Skills: CadDftEmirFormal EquivalenceGdsGdsiiLow-Power VerificationPd FlowPd MethodologyPhysical VerificationPlace-And-RoutePrimepowerRtlSynthesisTiming Signoff
6 Days Ago
In-Office
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Drive physical design of high-frequency, low-power CPUs/GPUs/SoCs at block, cluster, or full-chip level with emphasis on netlist quality: equivalence checking/formal verification, CDC and MTBF analysis, logic synthesis, timing convergence, STA, constraint generation/management, and ECO implementation. Use industry-standard EDA tools and scripting to debug and improve flows.
Top Skills: Bist)Clock Domain Crossing (Cdc) CheckingDft (ScanEcoFormal VerificationIndustry-Standard Eda ToolsLogic Equivalence CheckingLogic SynthesisMakeMtbf AnalysisNetlistingPerlPythonRtlStatic Timing Analysis (Sta)TclTransition Faults
7 Days Ago
In-Office
164K-269K Annually
Senior level
164K-269K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Software
Lead physical implementation of custom CPU designs from RTL to manufacturing. Execute floorplanning, synthesis, place-and-route, clock tree synthesis, STA, power/clock distribution, verification and signoff. Collaborate across architecture, logic, circuit, CAD, and validation teams to optimize power, performance, area, and manufacturability, improve physical design methodologies, and work with EDA vendors to advance tools and automation.
Top Skills: Ai/Ml Automatic Place-And-RouteCadence GenusCadence InnovusClock Tree SynthesisLayout VerificationPerlPythonRtl-To-Gds AutomationStatic Timing AnalysisSynopsys Fusion CompilerTcl

What you need to know about the Seattle Tech Scene

Home to tech titans like Microsoft and Amazon, Seattle punches far above its weight in innovation. But its surrounding mountains, sprinkled with world-famous hiking trails and climbing routes, make the city a destination for outdoorsy types as well. Established as a logging town before shifting to shipbuilding and logistics, the Emerald City is now known for its contributions to aerospace, software, biotech and cloud computing. And its status as a thriving tech ecosystem is attracting out-of-town companies looking to establish new tech and engineering hubs.

Key Facts About Seattle Tech

  • Number of Tech Workers: 287,000; 13% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Amazon, Microsoft, Meta, Google
  • Key Industries: Artificial intelligence, cloud computing, software, biotechnology, game development
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Madrona, Fuse, Tola, Maveron
  • Research Centers and Universities: University of Washington, Seattle University, Seattle Pacific University, Allen Institute for Brain Science, Bill & Melinda Gates Foundation, Seattle Children’s Research Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account