Renesas Electronics Logo

Renesas Electronics

Senior Principal Design Verification Engineer

Posted 8 Days Ago
Be an Early Applicant
In-Office
Plano, TX
Senior level
In-Office
Plano, TX
Senior level
Lead mixed-signal verification for automotive PMIC products, architecting RNM and AMS environments, developing verification strategies, debugging analog and digital designs, optimizing GLS flows, and analyzing RTL and gate-level simulations. Collaborate with design, applications, ATE, and silicon-validation teams while mentoring engineers, improving verification infrastructure, and maintaining test plans, documentation, and coverage.
The summary above was generated by AI
Job Description

Position Overview

Renesas is seeking an experienced Principal Verification Engineer to lead the verification efforts for our Automotive PMIC (Power Management Integrated Circuit) product line. This role combines deep expertise in mixed-signal verification methodology with strong leadership capabilities to mentor junior engineers and drive verification strategy across multiple product platforms. The ideal candidate will have comprehensive knowledge of analog, digital, and mixed-signal verification techniques, combined with hands-on experience debugging complex automotive power management systems.

Key Responsibilities

• Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs

• Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)

• Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies

• Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces

• Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners

• Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs

• Mentor and lead junior verification engineers, defining best practices and establishing verification methodologies

• Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques

• Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions

• Create and maintain comprehensive verification documentation, test plans, and coverage

Qualifications

• MS or PhD in Electrical Engineering, Computer Engineering, or related

• 12+ years of experience in mixed-signal or analog circuit verification

• Deep understanding of all aspects of mixed-signal verification environment architecture and implementation

• Hands-on experience with Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration

• Proficiency in RTL and behavioral simulation tools (e.g., Spectre, Xcelium)

• Strong understanding of Gate-Level Simulation (GLS) flows and ability to set up and debug GLS simulations

• Proven expertise debugging both analog blocks (switched-mode regulators, LDO, bandgap, reference circuits) and digital RTL

• Experience with automotive PMIC or power management IC design and verification

• Proficiency in Verilog, SystemVerilog, and/or SPICE-based languages

• Solid understanding of verification methodologies: UVM, assertions, coverage-driven verification

• Experience interfacing with multiple verification domains: functional, post-silicon, ATE test correlation

• Excellent problem-solving and debugging skills with strong analytical mindset

• Leadership and mentoring experienc

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Similar Jobs

130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Lead design verification for FPGA/ASIC systems using SystemVerilog/UVM and/or VHDL. Plan and implement constrained-random, metric-driven test plans, build self-checking testbenches and reusable VIP, collect/analyze coverage, mentor engineers, lead DV teams, and drive process improvements for Electronic Warfare systems.
Top Skills: AsicCadenceFpgaMentor QuestaOvmSystemverilogUvmVhdl
An Hour Ago
In-Office
Senior level
Senior level
Information Technology • Internet of Things • Mobile • On-Demand • Software
Leads sales enablement for enterprise sellers and managers by delivering training, coaching sales calls, developing coaching plans, supporting sales methodology adoption, improving use of sales tools, and managing sales certification programs. The role requires enterprise sales experience, curriculum development, strategic coaching, client-facing field activity, and travel across assigned territories.
Top Skills: MS OfficeSalesforce
An Hour Ago
In-Office
Senior level
Senior level
Information Technology • Internet of Things • Mobile • On-Demand • Software
Leads sales enablement for enterprise business solutions by coaching sales managers and representatives, developing training curricula and certification programs, supporting sales calls, improving sales process adoption, and providing real-time strategy and performance coaching. The role is field-based and requires travel to client locations, assigned territories, and company facilities.
Top Skills: MS OfficeSalesforce

What you need to know about the Seattle Tech Scene

Home to tech titans like Microsoft and Amazon, Seattle punches far above its weight in innovation. But its surrounding mountains, sprinkled with world-famous hiking trails and climbing routes, make the city a destination for outdoorsy types as well. Established as a logging town before shifting to shipbuilding and logistics, the Emerald City is now known for its contributions to aerospace, software, biotech and cloud computing. And its status as a thriving tech ecosystem is attracting out-of-town companies looking to establish new tech and engineering hubs.

Key Facts About Seattle Tech

  • Number of Tech Workers: 287,000; 13% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Amazon, Microsoft, Meta, Google
  • Key Industries: Artificial intelligence, cloud computing, software, biotechnology, game development
  • Funding Landscape: $3.1 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Madrona, Fuse, Tola, Maveron
  • Research Centers and Universities: University of Washington, Seattle University, Seattle Pacific University, Allen Institute for Brain Science, Bill & Melinda Gates Foundation, Seattle Children’s Research Institute

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account